Resume

buseal

Mark Karpovsky
Professor, Director of  Reliable Computing Laboratory.
Boston University. Department of Electrical and Computer Engineering
8 Saint Mary’s Street， Boston, Massachusetts 02215
Tel: 617/353-9592, Fax: 617/353-6440
E-mail: markkar@bu.edu

Education:
Ph.D.Department of Mathematics,  Leningrad Electrotechnical Institute, Leningrad, USSR.
M.S. Department of Computer Science,  Leningrad Electrotechnical Institute, Leningrad, USSR.
B.S. Department of Computer Science,  Leningrad Electrotechnical Institute, Leningrad, USSR.

Employment:

June 2002- July. 2002, Visiting Professor, Tampere International Center for Signal Processing. Finland.

June 2000- July, 2000, Visiting Professor, Tampere International Center for Signal Processing, Finland.

Feb 1997 – Mar. 1997 Visiting Professor, Department of Electrical and Computer Engineering, New Jersey Institute of Technology.

June 1990 – July 1990 Visiting Professor, Department of Computer Science, University of Dortmund, Dortmund, Germany.

May 1990 – June 1990 Visiting Professor, Department of Computer Science, Ecole National Superieure des Telecommunication, Paris, France.

1983 – Present Professor, Department of Electrical, Computers and Systems Engineering, Boston University, Boston, MA 02215.

1987 – Present Director, Reliable Computing Laboratory, Boston University, Boston, MA 02215.

1989 Consultant for ATT Bell Laboratories, Andover, MA.

1987 Consultant for Standard Electrik Corporation, Germany

1986 Consultant for Honeywell Corporation, Billerica, MA.

1984 – 1985 Consultant for Digital Equipment Corporation, Maynard, MA.

1982 – 1983 Professor, Computer Science Department, State University of New York, Binghamton, NY.

1981 – 1983 Consultant for IBM Corporation, Endicott, NY.

May 1983 – June 1983 Visiting Professor, Department of Computer Science, Ecole National Superieure des Telecommunication, Paris, France.

1978 – 1982 Associate Professor, Coordinator of Research and Ph.D. Program, Computer Science Department, State University of New York at Binghamton, NY.

May 1982 – June 1982 Visiting Professor , Department of Computer Science, Ecole National Superieure des Telecommunication, Paris, France.

1976 – 1977 Head of Computer Science Division, Department of Mathematics, Tel Aviv, Israel.

1973 – 1978 Senior Lecturer, Department of Mathematics, Computer Science Division, Tel Aviv University, Tel Aviv, Israel.

1968 – 1971 Consultant, The Military Scientific Research Institute, Leningrad, USSR.

1967 Engineer, The Scientific Research Institute, Leningrad, USSR.

1964 – 1966 Junior Research Worker, The Leningrad Electrotechnical Institute, Leningrad, USSR.

January 1963 – December 1963 Engineer, Scientific Research Institute, Leningrad, USSR.

1958 – 1962 Laboratory Asst., The Department of Electronic Computers, Leningrad Electrotechnical Institute, Leningrad, USSR.

Professional Societies, Citations and Committee Membership:

Nokia Foundation Visiting Fellowship, 2005

Institute of Electrical and Electronic Engineers, Fellow.

International Informatization Academy, Associate Member.

Who is Who in the World.

New York Academy of Science, Member.

American Society of Engineering Education, Member.

Main Advisor for 20 doctoral students in USSR, Israel, SUNY-Binghamton and Boston University.

Editorial Advisory Board, open access in computer science, Verista, Member

Patents.

1. Mark Karpovsky, Alexander Taubin, Konrad Kulikowski, 
System employing systematic robust error detection coding to protect system element against errors with unknown probability distributions
Publication number      US20070019805 A1
Publication type   Application

  1. Hans J. Matt, Mark G. Karpovsky, Lev B. Levitin,
    Method of testing connecting and/or switching devices and/or lines
    Publication numberUS5134618 A
    Publication type   Grant

Inventions

1. M.G. Karpovsky, V. S. Tolstiakov, V. N. Nomokonov, I. L. Erosh, Certificate of Authorship No. 18177 for the invention: “A Method for Error-Correction in Binary Counters,” USSR, April 1965 (Russian).

2. M.G. Karpovsky, V. S. Tolstiakov, V. N. Nomokonov, I. L. Erosh, Certificate of Authorship No. 207888 for the invention: “Accumulation Counter with Magnetic Elements,” USSR, May 1965 (Russian).

3. M.G. Karpovsky, V. S. Tolstiakov, V. N. Nomokonov, I. L. Erosh, Certificate of Authorship No. 217456 for the invention: “Pulsed Counter with Error Detection and Error Correction,” USSR, June 1966 (Russian).

4. M.G. Karpovsky, V. S. Tolstiakov, V. N. Nomokonov, I. L. Erosh, Certificate of Authorship No. 2354242 for the invention: “Self-Correcting Flip-Flop Using “NOR” Potential Elements and Pulse Input,” USSR, July 1967 (Russian).

Proceedings

5. M.G. Karpovsky, “Synthesis of Digital Devices with the Required Error Correcting Capability,” Proc. Leningrad Elecrotechnical Institute, No.65, part. 2, 1968 (Russian).

6. M.G. Karpovsky, B. I. Ruzansky, V. S. Tcherbakov, “Synthesis of Fault Tolerant Finite Automata“ Proc., Third Conference on Theory of Transmission and Coding of Information, part 3, Moscow, USSR.

7. M.G. Karpovsky, E. S. Moskalev, V. V. Danilov, “Estimations on the Number of Tests for Orientated Graphs,” Proc. Leningrad Electrotechnical Institute, No. 68, 1968 (Russian).

8. M.G. Karpovsky, E. S. Moskalev, “One Method of State Assignment for Finite Automata,” Proc. Second Conference on Theory of Transmission and Coding of Information, part 3, Moscow, USSR, 1968 (Russian).

9. M.G. Karpovsky, V. V. Dnilov, E. S. Moskalev, “Optimization of Coverings used for the Construction of Tests,” Proc. Leningrad Electrotechnical Institute, No. 84, 1969 (Russian).

10. M.G. Karpovsky, A. A. Troianovsky, “One method of Reducing Redundancy for Sequential Machines with Error Correction,” Proc. First Symposium on Synthesis Fault-Tolerant Automata, Kiev, 1971 (Russian).

11. M.G. Karpovsky, A. A. Troianovsky, “Analysis of the Error Correcting Capability for Finite Automata,” Proc. Fifth Symposium on Using Redundancy in Information Systems, Leningrad, USSR, 1972 (Russian).

12. M.G. Karpovsky, E. S. Moskalev, A. A. Troianovsky, “Analysis of the Correcting Power for Logical Functions,” Proc. Fifth Symposium on Using Redundancy in Information Systems, Leningrad, USSR, 1972 (Russian).

13. M.G. Karpovsky, A. A. Troianovsky, “State Assignment Method for Non-Redundant Automata with Error Correction,” Proc. Fifth Symposium on Using Redundancy in Information Systems, Leningrad, USSR, 1972 (Russian).

14. M.G. Karpovsky, E. A. Trachtenberg, “Circulants in Finite Groups,” Technical Report No. 67, Israel, December 1975.

15. M.G. Karpovsky, “On Covering Radius of (n,k) codes,” Proc. of International Symposium on Information Theory, Les Arcs, France, June 1982.

16. M.G. Karpovsky, L.B. Levitin, “Error Detection in Combinational Network by Use of Codes Based on Hadamard Matrices,” Proc. of International Symposium on Information Theory, St. Jovite, Canada, 1983.

17. M.G. Karpovsky, L.B. Levitin, “A new Probabilistic Approach to VLSI Circuits Testing,” International Workshop on Fault-Detection and Spectral Techniques, October 1983, Boston, pp. 3.1-3.34.

18. L. Trachtenberg, M. G. Karpovsky, “Detection of Signals in Communication Channels by Fourier Transforms Over Finite Groups,” International Workshop on Fault-Detection and Spectral Techniques, October 1983, Boston, pp. 9.1 – 9.15.

19. P. Frankl, M. G. Karpovsky, L. B. Levitin, “Exhaustive Testing of Almost all Devices with Output Depending on Limited Number of Inputs,” International Symposium on Information Theory, Brighton, United Kingdom, 1985.

20. L. B. Levitin, M. G. Karpovsky, “Efficient Tests Based on MDS Codes,” International Symposium on Information Theory, Ann Arbor, MI, 1986.

21. M.G. Karpovsky, P. Nagvajara, “Asymptotically Bent Functions and Optimal Quadratic Codes for the Minimax Criterion on Error-Detection,” Proc. International Symposium on Information Theory, Japan, 1988.

22. L.B. Levitin, M. G. Karpovsky, P. Frankl, “Exhaustive Testing of Almost All Devices with Outputs Depending on Limited Number of Inputs,” Proc. of Sixth International Symposium on Networks, Systems and Signal Processing, Zagreb, Yugoslavia, 1989.

23. M. G. Karpovsky, L. B. Levitin, F. S. Vainstein, “Hard and Soft Decisions in Diagnosis by Space-Time Signatures,” Proc. of International Symposium on Information Theory, Budapest, Hungary, 1991.

24. L. B. Levitin, M. G. Karpovsky, “Traveling Salesman Problem in the Space of Binary Vectors,” Proc. of International Symposium on Information Theory , Norway, 1994.

25. M. G. Karpovsky, “New Techniques in Testing and Diagnosis of Computer Hardware,” Keynote paper, North Atlantic Test Workshop, 1998.

Monographs, Books

26. M. G. Karpovsky, “Mathematical Methods of Synthesis of Switching Circuits with Error Detection and Error Correction,” Ph. D. Dissertation, Leningrad Electrotechnical Institute, Leningrad, USSR, 1967 (Russian).

27. M. G. Karpovsky, E. S. Moskalev, “Spectral Methods of Analysis and Synthesis of Switching Circuits,” Energy, Leningrad, USSR, 1972 (Russian).

28. M. G. Karpovsky, “Finite Orthogonal Series in the Design of Digital Devices,” John Wiley, New York, 1976.

29. M. G. Karpovsky (Editor), “Spectral Techniques and Fault Detection,” Academic Press, 1985.

  1. M. G. Karpovsky, R.S. Stankovic, J. T. Astola,“Spectral Logic and Its Applications for the Design of Digital Devices”,John Wiley&Sons, 595 pages, , 2008.
    >

Chapters in Books

30. M. G. Karpovsky, “Synthesis of Digital Services with Error Detection and Error Correction” in Soviet Radio, Chapters 4-6 (Russian).

31. M. G. Karpovsky, “Linear Automata with Error Detection and Error Correction” in Monograph: Using redundancy in Information Systems, Prof. Gelesnov Ed., Leningrad, 1970.

32. M. G. Karpovsky, V. V. Danilov, E. S. Moskalev, “Tests for Digital Devices” in Monograph:Technical Diagnosis, Prof. Parkhomenko Ed., Moscow, 1972 (Russian).

33. M. G. Karpovsky, G. S. Kan, I. I. Sisoev, A. A. Troianovsky., Yu. A. Shapkov, “Mathematical Model for Activity of the Muscles in Maintaining the Upright Position of a Human Being” in Monograph: Some Problems of Biological Cybernetics, Acad. Berg Ed., 1972 (Russian).

34. M. G. Karpovsky, E. A. Trachtenberg, “Detection of signals in Communication Channels by Fourier Transforms over Finite Groups,” in Spectral Techniques and Fault Detection, M. G. Karpovsky, editor, Academic Press, 1985.

35. M. G. Karpovsky, L. B. Levitin, “Universal Testing of Computer Hardware,” In Spectral Techniques and Fault Detection, M. G. Karpovsky, Editor, Academic Press, 1985.

Articles (Book reviews, short notes and research reports not listed)

36. M. G. Karpovsky, E.S. Moskalev, B.S. Podkletnov, “One Method of Synthesis of Logical Networks,” Problems of Radioelectronics, No.12, 1966 (Russian).

37. M. G. Karpovsky, E.S. Moskalev, “Realization of System of Logical Functions by Means of an Expansion in Orthogonal Series,” Automata. and Remote Control, Vol.28, N. 23, pp. 1921-1932, December 1967.

38. M. G. Karpovsky, V.N. Nomokonov, “Synthesis of Logical Networks for Redundant State Assignment of Binary Counters,” Problems of Radioelectronics, No. 27, 1968 (Russian).

39. M. G. Karpovsky, B.S. Levit, B.E. Ruzansky, “Algorithms for State Assignment and Minimization for Finite Automata with Error Correction,” Methods of Computations, No. 5, 1968 (Russian).

40. M. G. Karpovsky, “Sequential Machines with Error Detection and Error Correction,” Computer Science and Problems of Cybernetics, No. 5, 1968 (Russian).

41. M. G. Karpovsky, E.S. Moskalev, “Realization of Partially Defined Logical Functions by Expansion into Orthogonal Series,” Automata. and Remote Control, Vol. 31, No. 8, August 1970, pp. 1278-1288.

42. M. G. Karpovsky, I.L. Erosh, “Error Correction in Arithmetical Devices Constructed by Multivalued Logical Cells,” Theoretical Cybernetics, No. 2, 1970 (Russian).

43. M. G. Karpovsky, E.S. Moskalev, “Utilization of Autocorrelation Functions for Realization of Systems of Logical Functions,” Automata. and Remote Control, Vol. 31, No. 2, February 1970, pp. 243-250.

44. M. G. Karpovsky, E.S. Moskalev, “Tests for Non-Orientated Graphs,” Automata. and Remote Control, Vol. 31, No. 4, April 1970, pp. 656-665.

45. M. G. Karpovsky, A.A. Troianovsky, I.I. Sisoev, “Investigation of a Biological System as an Automation with Error Correction,” Automata. Control and Computer Science, No. 6, 1971, pp. 77-81 (Russian).

46. M. G. Karpovsky, Yu.G. Karpov, “Optimal Code Redundancy Methods for Error Correction in Finite Automata,” Cybernetics, July 1973, pp. 82-89.

47. M. G. Karpovsky, “Error Correction in Automata with Combinatorial Parts Realized by Expansion in Orthogonal Series,” Automata. and Remote Control, Vol. 32, No. 93, Part 2, September 1971, pp. 1534-1528.

48. M. G. Karpovsky, E.S. Moskalev, A.A. Troianovsky, “Methods of Estimating of the Correcting Capability of Functions of Algebra of Logic,” Izvestia Acad. Nauk USSR, Vol. 12, No. 1, 1974, pp. 124-130.

49. M. G. Karpovsky, N.S. Tcherbakov, “Automata with Transition Self-Correction,” Cybernetics, February 1971, pp. 63-66 (Russian).

50. M. G. Karpovsky, Yu.G. Karpov, “Decomposition of Algebras and Synthesis of Reliable Discrete Devices by Integral Modules,” Cybernetics, Vol. 9, No. 3, February 1975 (Russian).

51. M. G. Karpovsky, A.A. Troianovsky, “Methods for Analyzing the Correcting Power of Automata,” Automatic Control and Computer Science, Vol. 8, No. 1, 1974, pp. 22-27.

52. M. G. Karpovsky, “Harmonic Analysis over Finite Commutative Groups in Linearization Problems for Systems of Logical Functions,” Information and Control, Vol. 33, 1977, pp. 142-165.

53. M. G. Karpovsky, “Error Detection in Digital Devices and Computer Programs with the Aid of Linear Recurrent Equations over Finite Communative Groups,” IEEE Trans. on Computers, C-26, No. 3, 1977, pp. 208-219.

54. M. G. Karpovsky, E.A. Trachtenberg, “Some Optimization Problems for Convolution Systems over Finite Groups,” Information and Control, Vol. 34, 1977, pp. 1-22.

55. M. G. Karpovsky, “Fast Fourier Transforms over a Finite Non-Abelian Group,” IEEE Trans. on Computers, C-26, No. 10, 1977, pp. 1028-1031.

56. M. G. Karpovsky, E.A. Trachtenberg, “Linear Checking Equations and Error-Correcting Capability for Computation Channels,” Proc. IFIP Congress 1977, North Holland, 1977, pp. 619-624.

57. M. G. Karpovsky, E.A. Trachtenberg, “Fourier Transforms Over Finite Groups for Error Detection and Error Correction in Computational Channels,” Information and Control, Vol. 40, No. 2, 1979, pp. 335-359.

58. M. G. Karpovsky, V.D. Milman, “Coordinate Density of Subsets of Finite Homogeneous Spaces,” Discrete Mathematics, No. 22, 1978, pp. 273-281.

59. M. G. Karpovsky, “On Weight Distribution for Binary Linear Codes,” IEEE Trans. on Inf. Theory, IT-25, January, 1979, pp. 105-109.

60. M. G. Karpovsky, V.D. Milman, “Coordinate Density of Sets of Vectors,” Discrete Mathematics, No. 24, 1978, pp. 171-184.

61. M. G. Karpovksy, “Error Detection for Polynomial Computations,” IEE Journal on Computer and Digital Techniques, C-26, No. 6, June 1980, pp. 523-528.

62. M. G. Karpovsky, “Detection and Location of Input and Feedback Bridging Faults,” IEEE Trans. on Computers, C-26, No. 6, June 1980, pp. 523-528.

63. M. G. Karpovsky, “Weight Distribution of Translates, Covering Radius and Perfect Codes Correcting Errors of the Given Weights,” IEEE Trans. Info. Theory, July 1981, pp. 462-472.

64. M. G. Karpovsky, “Testing for Numerical Computations,” IEEE Proc., Vol. 127, pt. E, No. 2, March 1980, pp. 69-77.

65. M. G. Karpovsky, “An Approach for Error Detection and Error Correction in Distributed Systems Computing Numerical Functions,” IEEE Trans. on Computers, No. 12, December 1981, pp. 947-954.

66. M. G. Karpovsky, S. Su, “Detection of Bridging and Stuck-At Faults at Input and Output Pins of Standard Computer Components,” Proc. of 17th Design Automation Conference, 1980, pp. 494-506.

67. M. G. Karpovsky, “Spectral Methods for Decomposition, Design and Testing of Multiple-Valued Logical Networks,” Keynote Paper, Proc. of International Symposium on Multiple-Valued Logic, Oklahoma, 1981, pp. 1-10.

68. M. Deza, M. G. Karpovsky, V.S. Milman, “Codes Correcting and Arbitrary Sets of Errors,” Revue de Cethedec, No. 66, 1981 (French).

69. M. G. Karpovsky, “Detection and Location of Error by Linear Inequality Checks,” Proc. IEE, Vol. 129, No. 3, May 1982, pp. 86-92.

70. N. Goel, M. G. Karpovsky, “Functional Testing of Computer Hardware Based on Minimization of Magnitude of Undetected Errors,” IEE Journal on Computer and Digital Techniques, Vol. 129, No. 5, September 1982, pp. 169-181.

71. M. G. Karpovsky, “Testing for Multiple Valued Computations,” Proc. 12th International Symposium on Multiple Valued Logic, Paris, France, 1982.

72. M. G. Karpovsky, “Universal Tests Detecting Input/Output Faults in Almost All Devices,” Proc. of 1982 International Test Conference, Cherry Hill, NJ, 1982, pp. 52-57.

73. M. G. Karpovsky, “Universal Tests for Detection of Input/Output Stuck-At and Bridging Faults,” IEEE Trans. on Computers, Vol. C-32, December 1983, pp. 1194-1198.

74. K. K. Saluja, M. G. Karpovsky, “Testing Computer Hardware through Data Compression in Space and Time,” Proc. of 1983 International Test Conference, Cherry Hill, NJ, 1983, pp. 83-89.

75. M. G. Karpovsky, L.B. Levitin, “Detection and Identification of Input/Output Stuck-At and Bridging Faults in Combinational and Sequential VLSI Networks by Universal Tests,” Integration the VLSI Journal, November 1983, pp. 22-24.

76. M. G. Karpovsky, “Memory Testing by Linear Checks,” IEEE Journal on Computer and Digital Techniques, Vol. 131, pt. E, No. 5, September 1984, pp. 158-168.

77. M. G. Karpovsky, R.G. Van Meter, “An Approach to the Testing of Microprocessors,” Proc. 1984, Design Automation Conference, Albuquerque, New Mexico, 1984, pp. 196-202.

78. G. Cohen, M. G. Karpovsky, H.F. Mattson Jr., J.R. Shatz, “Covering Radius Survey and Recent Results,” IEEE Trans. on Information Theory, May 1985, Vol. IT-31, pp. 328-344.

79. M. G. Karpovsky, E.A. Trachtenberg, “Statistical and Computational Performance of a Class of Generalized Wiener Filters,” IEEE Trans. on Information Theory, May 1986, pp. 303-307.

80. G. Cohen, P. Godlewski, M.G. Karpovsky, “Exhaustive Tests for Combinational Networks,” Journal Fransais de Theorie du Signal, Vol. 2, No. 2, 1984, pp. 223-226.

81. S. M. Reddy, K.K. Saluja, M.G. Karpovsky, “A Data Compression Technique for Built-In Self Test,” Proc. of 1985 Fault-Tolerant Computing Symposium, 1985, pp. 294-299.

82. M. G. Karpovsky, E.A. Moskalev, “Covering of Edges of Graph by a Minimal Set of Paths,” Discrete Mathematics, Vol. 58, No. 2, February 1986.

83. M. G. Karpovsky, “Multilevel Logical Networks,” IEEE Trans. on Computers, C-36, No. 2, 1987, pp. 215-225.R

84. S. R. Reddy, K. K. Saluja, M. G. Karpovsky, “Data Compression Techniques for Test responses,” IEEE Trans. on Computers, September 1988, pp. 1151-1156.

85. M. G. Karpovsky, “Recent Developments in Applications of Spectral Techniques in Logic Design and Testing of Computer Hardware,” Keynote Paper, Proc. of Second International Symposium on Spectral Techniques, Montreal, Canada, 1986, pp. 1-10.

86. T. Damarla, M. G. Karpovsky, “Reed-Muller Transforms for Fault Detection,” Proc. Second International Workshop on Spectral Techniques, Montreal, Canada, October 1986.

87. T. Damarla, M. G. Karpovsky, “Fault Detection in Combinational Networks by Reed-Muller Transforms,” IEEE Trans. on Computers, Vol. 38, June 1989, pp. 788-798.

88. M. G. Karpovsky, P. Nagvajara, “Optimal Time and Space Compression of Test Responses for VLSI Devices,” Proc. The International Test Conference, 1987, pp. 523-529.

89. E. A. Trachtenberg, A. H. Chaudhri, M. G. Karpovsky, “Blackout Detection as a Multiobjective Optimization Problem,” Proc. of 1987 International Symposium of Test and Evaluation Assocs., Boston, 1987.

90. T. Roziner, M. G. Karpovsky, E. A. Trachtenberg, “Fast Fourier Transforms over Finite Groups on Multiprocessor Systems,” IEEE Trans. on Acoustics, Speech, and Signal Processing, February 1990.

91. T. Roziner, M. G. Karpovsky, E. A. Trachtenberg, “Complexity Analysis for Generalized Fast Fourier Transforms in Multiprocessor Environment,” Proc. 12th IMAC World Congress, Paris, France, 1988.

92. M. G. Karpovsky, P. Nagvajara, “Optimal Robust Compression of Test Responses,” IEEE Trans. on Computers, Vol. 39, No. 1, pp. 138-141, January 1990.

93. E. A. Trachtenberg, M. G. Karpovsky, “Optimal Varying Dyadic Structure Models of Time Invariant Systems,” Proc. 1988 IEEE Symposium on Circuits and Systems, Helsinki, 1988, pp. 1111-1115.

94. M. G. Karpovsky, P. Nagvajara, “Optimal Codes for the Minimax Criterion on Error Detection,” IEEE Trans. on Information Theory, November 1989.

95. M. G. Karpovsky, P. Nagvajara, “Board Level Diagnosis by Signature Analysis,” Proc. International Test Conference, 1988, pp. 47-53.

96. M. G. Karpovsky, P. Nagvajara, ” Functions with Flat Autocorrelation and Their Generalizations,” Proc. 3rd International Workshop on Spectral Techniques, W. Germany, 1988.

97. P. Nagvajara, M. G. Karpovsky, “Signature Analysis by Quadratic Compressors,” Proc. Test and Instrumentation Conference, Boston, 1988, pp. 751-758.

98. M. G. Karpovsky, P. Nagvajara, “Design of Self-Diagnostic Boards by Signature Analysis,” IEEE Trans. on Industrial Electronics, May 1989, pp 241-246.

99. T. Damarla, M. G. Karpovsky, “Detection of Stuck-At and Bridging Faults in Reed-Muller Canonical Networks,” IEEE Proc., Vol. 136, No. 5, pp. 430-433, 1989.

100. M. G. Karpovsky, E. A. Trachtenberg, T. Roziner, “Computation of Discrete Fourier Transforms over Finite Abelian Groups Using Pipelined and Systolic Array Architectures,” Proc. of International Symposium on the Mathematical Theory of Networks and Systems, Amsterdam, Netherlands, 1989.

101. D. K. Pradhan, S. K. Gupta, M. G. Karpovsky, “Aliasing Probability for Multiple Input Signature Analyzer,” IEEE Trans. on Computer, April 1990.

102. T. Damarla, M. G. Karpovsky, “Multiple Fault Detection in a Network of Functions,” IETE Journal, Vol. 35, No. 6, 1989.

103. M. G. Karpovsky, L. B. Levitin, F. S. Vainstein, “Identification of Faulty Processing Elements by Space-Time Compression of Test Responses,” Proc. International Test Conference, 1990, pp. 638-647.

104. P. Nagvajara, M. G. Karpovsky, L. B. Levitin, “Pseudorandom Test Patterns Generation for Boundary Scan Design,” IEEE Journal on Design and Test of Computers, September 1991, pp. 58-65.

105. T. Roziner, M. G. Karpovsky, “Multidimensional Fourier Transforms by Systolic Architectures,” Journal of VLSI Signal Processing, No. 4, 1992, pp. 343-354.

106. M. G. Karpovsky, D. K. Pradhan, S. K. Gupta, “Aliasing and Diagnostic Probabilities in MISR and STUMPS Using a General Error Model,” Proc. International Test Conference, 1991, pp. 828-840.

107. P. Nagvajara, M. G. Karpovsky, L. B. Levitin, “Efficient Test Generation for Built-In Self-Test Boundary-Scan Template,” 9th Annual IEEE VLSI Test Symposium, Atlantic City, NJ, 1991, pp. 277-284.

108. P. Nagvajara, M. G. Karpovsky, “Built-In Self-Diagnostic Read-Only-Memories,” Proc. International Test Conference, 1991, pp. 695-704.

109. P. Nagvajara, M. G. Karpovsky, “Coset Error Detection in BIST Design,” IEEE VLSI Test Symposium, Atlantic City, NJ, 1992, pp. 79-84.

110. M. G. Karpovsky, L. B. Levitin, F. S. Vainstein, “Diagnosis by Signature Analysis of Test Responses,” IEEE Trans. on Computers, Vol. 43, No. 2, Februrary 1994, pp. 141-153.

111. M. G. Karpovsky, S. Chaudhry, “Built-In Self-Diagnostic by Space-Time Compression of Test Responses,” IEEE VLSI Test Symposium, Atlantic City, NJ, 1992, pp. 149-155.

112. M. G. Karpovsky, S. Chaudhry, “Design of Self-Diagnostic Boards by Multiple Signature Analysis,” IEEE Trans. on Computers, Vol. 42, No. 9, September 1993, pp. 1035-1044.

113. M. G. Karpovsky, S. Chaudhry, L. B. Levitin, “Multiple Signature Analysis: a Framework for Built-In Self-Diagnostic,” Fault-Tolerant Computing Symposium, Boston, 1992, pp. 112-120.

114. M. G. Karpovsky, T. Roziner, C. Moraga, “Error Detection in Multiprocessor Systems and Array Processors,” IEEE Trans. on Computers, Vol. 44, No. 3, March 1995, pp. 383-394.

115. M. G. Karpovsky, S. Chaudhry, L. B. Levitin, C. Moraga, “Detection and Location of Given Sets of Errors by Nonbinary Linear Codes,” Springer and Verlag, Lecture Notes, No. 781, 1994, pp. 172-194.

116. M. G. Karpovsky, V. N. Yarmolik, “Transparent Memory BIST,” Proc. International Workshop on Memory Technology, 1994, pp. 106-112.

117. M. G. Karpovsky, “Spectral Techniques for Off-Line Testing and Diagnosis of Computer Systems,” Keynote paper, Proc. of Fifth International Symposium on Spectral Techniques, China, 1994, pp. 172-194.

118. M. G. Karpovsky, V. N. Yarmolik, “Transparent Memory Testing for Pattern Sensitive Faults,” Proc. International Test Conference, 1994, pp. 860-870.

119. E. P. Kalosha, V. N. Yarmolik, M. G. Karpovsky, “Signature Testability of PLA,” Fourth International Workshop on Field Programmable Logic, 1994, pp. 126-132.

120. M. G. Karpovsky, V. N. Yarmolik, A. J. van de Goor, “Pseudoexhaustive Word-Oriented DRAM Testing,” Proc. 1995 European Design and Test Conference, 1995, pp. 126-132.

121. M. G. Karpovsky, “Application of Spectral Techniques for Off-Line Testing and Fault-Tolerant Computing,” Berichte zur Angewandten Informatik, 1995.

122. L. B. Levitin, M. G. Karpovsky, “Exhaustive Testing of Almost All Devices…,” Open Systems and Information Dynamics, Vol. 2, No. 3, 1994, pp. 1-16.

123. M. G. Karpovsky, V. N. Yarmolik, “Testability Measures and Test Complexities for Testing with Internal Access,” Proc. Int. Workshop on IDDQ Testing, pp. 9-14, 1995.

124. V. N. Yarmolik, Y. V. Bykov, M. G. Karpovsky, “Test Sets for Internal Access Testing,” Proc. Int. Conference on Computer-Aided Design, pp. 135-141, 1995.

125. M. G. Karpovsky, D. Das, H. Varhan, “Built-In Self-Testing for Detection of Coupling Faults in Semiconductor Memories,” Proc. Int. IEEE Workshop on Memory Technology, Design and Testing, 1996.

126. M. G. Karpovsky, V. N. Yarmolik, “Transparent Random Access Memory Testing…,” Journal of Electronic Testing: Theory and Applications, Vol. 9, No. 3, 1996, pp. 261-266.

127. V. N. Yarmolik, A. I. Yanushkevich, M. G. Karpovsky, “IDDQ Testing of Systolic CMOS Networks,” Microelectronics, Bulletin Russian Academy of Science, Vol. 26, No. 1, 1997, pp. 25-29.

128. D. Das, M. G. Karpovsky, “Exhaustive and Near Exhaustive Memory Testing and their BIST Implementations,” Journal of Electronic Testing: Theory and Applications, Vol. 10, No. 3, June 1997, pp. 215-229.

129. C. Moraga, R. Oenning, M. G. Karpovsky, “Zhang Watari Transform...,” Multivalued Logic, Vol. 2, 1997, pp. 245-262.

130. M. G. Karpovsky, “Integrated On-Line and Off-Line Error Detection Mechanism in the Coding Theory Framework,” VLSI Design, Vol. 5, No. 4, 1998, pp. 313-331.

131. K. Chakrabarty, M. G. Karpovsky, L. B. Levitin, “Fault Isolation and Diagnosis in Multiprocessor Systems with Point-to-Point Connections,” in Fault Tolerant Parallel and Distributed Systems, Kluwer Academic Publishers, 1998, pp. 285-301.

132. M. G. Karpovsky, K. Chakrabarty, L. B. Levitin, “A New Class of Codes for Identification of Vertices in Graphs,” IEEE Trans. Info Theory, March 1998, Vol. 46, pp. 599-611.

133. L. Zakrevsky, M. G. Karpovsky, “Fault Tolerant Message Routing For Multiprocessors,” in Parallel and Distributed Processing (J. Rolim Editor), Springer, 1998, pp. 714-731.

134. I. Levin, M. G. Karpovsky, “On-Line Self-Checking of Microprogram Control Units,” Proc. 4th Int. Workshop on On-Line Testing, 1998, pp. 152-157.

135. M. G. Karpovsky, “Spectral Techniques for Off-Line Testing and Diagnosis of Computer Systems,” Approximation Theory and Its Applications, 1998, pp. 55-72.

136. L.Zakrevski, M.G. Karpovsky, S.Yang, ”BIST for Embedded Drams”, Proc. Int. Workshop on Memory Technology, 1998.

  1. M.G.Karpovsky,K.Chakrabarty, L.B.Levitin, D.Avresky, “On the  Covering of Vertices for Fault-Diagnosis in Hypercubes”, Information Processing Letters, 69, 1999, pp.99-103.
  2. L.Zakrevski,M.G.Karpovsky, “Fault-Tolerant Routing in Computer Networks”, Proc. Int. Conf. On Parallel and Distributed Processing Techniques and Applications, vol.4, 1999, pp.2279-2287.
  3. L.Zakrevski,S.Jaiswal, L.B.Levitin, M.G.Karpovsky, ”A New Method for Deadlock Elimination in Computer Networks with Irregular Topologies”, Proc. Int. Conf. On Parallel and Distributed Computer Systems,vol.1, pp396-402, 1999.
  4. L.Zakrevski,S.Jaiswal,M.G.Karpovsky, “Unicast Message Routing in Communication Networks with Irregular Topologies“Proc. of CAD-99, 1999.

141.S.Jaiswal, M.Mustafa, L.Zakrevski, M.G.Karpovsky, “Wormhole Message Routing in Networks of Workstations”, Proc.of   PDCS-2000,  pp.169-174

  1. L.Zakrevski,M.Mustafa, M.G.Karpovsky, “Turn Prohibition Based Routing in Irregular Computer Networks“, Proc. of PDCS-2000, pp.174-179
  2. M.G.Karpovsky,I.Levin,V.Sinelnikov, R.Goot, “New Architecture for Sequential Machines with Self-Error-Detection“, Proc. Int.Conf.on New Information Technologies, NITe’s 2000, pp.111-117
  3. M.G.Karpovsky,R.S.Stankovic,C.Moraga, “Spectral Techniques in Binary and Multiple-Valued Switching Theory“ Proc. Int.Symp.on Multivalued Logic, May 2001, pp41-46
  4. U.Blass,I.Honkala, M.G.Karpovsky, S. Litsyn, “Short Dominating Paths and Cycles in Hypercubes“, Annals of Combinatorics 5, 2001, pp. 51-59.
  5. M.G.Karpovsky,R.S.Stankovic, J.T.Astola, “Spectral Techniques for Design and Testing of Computer Hardware“, Keynote Paper, Proc. First Int. Workshop on Spectral Techniques and Logical Design for Future Digital Systems, Tampere, Finland, June, 2000, pp.9-43.
  6. P.K.Lala,M.G.Karpovsky, “An Approach for Designing On-line Testable State Machines“, Proc. International Workshop on On-line Testing, 2001.
  7. I. Levin, V.Sinelnikov, M. Karpovsky, “Synthesis of ASM-based Self-Checking Controllers”,Proceedings of International Conference on Digital Systems Design, DSD’2001.
  8. I. Levin, M. Karpovsky, V.Sinelnikov, “Architecture of FPGA-based Concurrent Checking FSM”,Proceedings of the Third International Electronic Circuits and Systems Conference, Bratislava, Slovakia, September 5-7, 2000.
  9. M. Karpovsky, R. Stankovic, J. Astola, “Construction of Linearly Transformed Binary Decision Diagrams by Autocorrelation Functions“,Proceedings of International TICSP Workshop on Spectral Methods andMultirate Signal Processing, SMMSP’2001, Pula, Croatia, 2001.
  10. M. Karpovsky, L.Zakrevski, M. Mustafa, A. Agarwal, “The Generalized Turn Prohibition Model for Multicast Routing in Irregular Networks,”Proc. of Thirteenth IASTED International Conference on Parallel and Distributed Computing and Systems (PDCS 2001),Anaheim, California, USA, August 21-24, 2001.
  11. A. Trachtenberg, M. Karpovsky, “Space-Time Turn Prohibitions for Low Density Parity-Check Codes“,Proc. of 39th Annual Allerton Conference on Communication, Control,and Computing, 2001.
  12. M. Karpovsky, L. Levitin, A. Trachtenberg, “Data Verification and Reconciliation with Generalized Error Control Codes“,Proc. of 39th Annual Allerton Conference on Communication, Control, and Computing, 2001.
  13. D. Starobinski,M.G.Karpovsky, L.Zakrevski, “Application of Network Calculus to General Topologies Using Turn Prohibitions”, Proc. INFOCOM 2002.
  14. M. Karpovsky, R. Stankovic,C.Moraga, “Spectral Techniques in Binary and Multiple-Valued Switching Theory“, International Journal on Multiple-Valued Logic, Vol. 10, No3, 2004.
  15. D.Starobinski,M.G.Karpovsky, L.Zakrevsky “Applications of Network Calculus to General Topologies“  IEEE/ACM Transactions on Networking, June 2003, vol. 11, No. 3, pp 411-422
  16. I.Honkala,M.G.Karpovsky, S.Litsyn “Cycles Identifying Vertices and Edges in Binary Hypercubes and Two-Dimensional Tori”,  Discrete Applied Mathematics, vol129, No 2-3, 2003, pp.409-418
  17. I.Levin, M. G. Karpovsky, S.Ostanin, “Sequential Circuits applicable for Detection of Faults”, Proc. of 8th Int.Workshop on On-Line Testing, 2002.
  18. I.Honkala,M.G.Karpovsky, S.Litsyn, “On Identification of Vertices and Edges Using Cycles”, Proc. AAECC-14, 2001, pp. 308-314
  19. M.G.Karpovsky,R.Stankovic, C.Moraga, “Recent Results in Applications of Spectral Techniques in Binary and Multiple-Valued Switching Theory”, Proc of Int. Conf on Computer Intelligence and Information Technologies, pp.51-57, 2001
  20. M.G.Karpovsky,R.Stancovic, J. Aastola, “Reduction of Sizes of Decision Diagrams by Autocorrelation Fuctions“, IEEE Trans on Computers, May, 2003, pp.592-607  
  21. I. Levin, V.Ostrovsky, S.Ostanin, M.G. Karpovsky, “Self-Checking Sequential Circuits with Self-Healing”, Proc of VLSI Symposium GLSVLSI-2002, 2002
  22. 163. R.Stancovic, M.G. Karpovsky, “Remarks on the Number of Logical Networks with the Same Complexity Derived from Spectral Decision Diagrams”, Int. TICS Workshop on Spectral Methods and Multirate Signal Processing, SMMSP’02, Toulouse, France, September 7-8, 2002, pp163-170.164. L.B. Levitin, M.G. Karpovsky, “Deadlock Prevention in Networks Modeled as Weighted Graphs”, Proc. ICINSAT-2002 Conf, 2002, pp. 42-47. 
  23. M.G.Karpovsky,M.Mustafa, R.Mathur, “Fault-tolerant Unicast Wormhole Routing in Irregular Computer Networks”, Proc. of the Conference on Parallel and Distributed Computing and Systems, PDCS 2002 
  24. A.Taubin,M.G.Karpovsky, “Devices Resistant to Attacks. Design methodology”, Proc of IEEE Conf on Technologies for Homeland Security, 2002
  25. M.G.Karpovsky,L.B.Levitin, A.Trachtenberg, “Data Verification and Reconciliation with Generalized Error Correcting Codes“, IEEE Trans. on Information Theory, Vol. 49, No.7, July 2003, pp.1788-1794.
  26. DePelegrini, D.Starobinski, M.G.Karpovsky, L.B.Levitin, “Scalable Cycle Breaking Algorithms For Gigabit Ethernet Backbones”, Proc. Infocom 2004 
  1. G.Karpovsky,R.Stancovic and J.Aastola, “Construction of Linearly Transformed Planar BDDs by Walsh Coefficients“, Proc. ISCAS, 2004
  2. M.G.Karpovsky and A. Taubin, “A New Class of Nonlinear Systematic Error Detecting Codes“,  IEEE Trans Info Theory, Vol 50, No.8, 2004, pp.1818-1820
  3. Kolotov, Levin, I., Ostrovsky V., Karpovsky M.G, “Software Tool for BDD Optimizing by Using Autocorrelation Functions”. Proc. of the 23-th IEEE Convention of EEEI, 2004, pp129-132.
  4. Levin,M.G.Karpovsky, S.Ostanin, V.Sinelnikov, “Designing Circuits Detecting Different Types of Faults”, WSEN Transactions on Electronics, Issue 2, Vol. 1, Apr 2004, pp.396-404. Karpovsky, M.G., K. Kulikowski, and A. Taubin, “Robust Protection Against Fault-Injection Attacks on Smart Cards Implementing the Advanced Encryption Standard”, Int. Conference on Dependable Systems and Networks (DNS 2004), July, 2004
  5.  Karpovsky, M.G., K. Kulikowski, andTaubin,“Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard”, Proc. IFIP World Computing Congress, Cardis, Aug., 2004, pp 177-193
  6. Stankovic, R.S.,Karpovsky, M.G., and J.T. Aastola, “Reduction of the Number of Coefficients in Arithmetic Expressions by Autocorrelation Functions“, Proc. 2004 International Workshop on Spectral Methods and Multirate Signal Processing, SMMSP2004
  7. Smirnov,A.Taubin, M.Karpovsky and L.Rozenblum, “Gate Transfer Level Synthesis as an Automated Approach to Fine-Grain Pipelining”, Proc 25th Int. Conference on Application and Theory of Petri Nets, 2004, pp.67-79.
  8. Smirnov A., Taubin A., and Karpovsky M.“Automated Pipelining in ASIC Synthesis Methodology: Gate Transfer Level”, Thirteenth Int. Workshop on Logic and Synthesis, 2004.
  9. Stanckovic, andM.G.Karpovsky, Remarks on Calculation of Autocorrelation on Finite Dyadic Groups by Local Transformations of Decision Diagrams”,  Lecture Notes Springer and Verlag, 2005
  10. Kulikowski,M.Su, A.Smirnov, A.Taubin, and M.G.Karpovsky, D.MacDonald, “Delay Insensitive Encoding and Power Analysis: A Balancing Act”, Proc. 11th Int. Symp. on Asynchronous Circuits and Systems, 2005
  11. .Smirnov, A. Taubin,M.Su and M.G. Karpovsky, “An Automated Fine-Grained Pipelining Using Domino Style Asynchronous Library”, Proc. of ACSD Workshop, June 2005
  12. S.Stankovic,J.T.Aastola and M.G.Karpovsky, “Remarks on History of Abstract Harmonic Analysis“, Proc. Fifth Int. Workshop on Spectral Methods and Signal Processing, 2005
  13. M.Mustafa, M.G.Karpovsky and L.B.Levitin, “Cycle Breaking in Wormhole Routed  Computer Communication Networks”, Proc. Opnetwork , 2005
  14. K.J.Kulikowski,M.G.Karpovsky and A.Taubin, “Robust Codes for Fault Resistant Cryptographic Hardware”, Proc of Int. Workshop on Fault Detection and Tolerance in Cryptography, Aug 2005.
  15. Karpovsky, M.G., Stankovic, R.S., Moraga, C., ”Spectral techniques in binary and multiple-valued switching theory, a review of results in the decade 1991-2000”,Multiple-Valued Logic and Soft Computing, Vol. 10, N. 3, 2004, 261-286  Levin I., Stankovic R., Karpovsky M., Astola J., (2005) “Construction of Planar BDDs by Using Linearization and Decomposition”, of Fourteenth International Workshop on Logic and Synthesis, Lake Arrowhead, California, pp. 132-139.
  16. F.De Pelegrini, D.Starobinski, M.G.Karpovsky, L.B.Levitin, “Scalable Cycle Breaking Algorithms For Gigabit Ethernet Backbones”, Journal of Optical Networking, Vol.5, N.1 Jan. 2006, pp.1-23
  17. Honkala,M.G.Karpovsky, L.B.Levitin, “On Robust and Dynamic Identifying Codes“, IEEE Trans Info Theory, Feb 2006, pp599-613
  18. K.J.Kulikowski,M.G.Karpovsky and A.R.Taubin, “Power Attacks on Secure Hardware, Based on Early Propagation of Data”, Int. Workshop on On-Line Testing, pp.131-139 2006
  19. L.B.Levitin,M.G.Karpovsky, M.Mustafa and L.Zakrevski, “New Algorithm for Finding Cycle-Breaking Sets of Turns in a Graph”,  =-98Journal of Graph Algorithms and Applications, Vol. 10, no. 2, 2006
  20. K. J. Kulikowski, M.G. Karpovsky,A.Taubin, ” DPA on Faulty Cryptographic Hardware and Countermeasures”, Proc of Int. Workshop on Fault Detection and Tolerance in Cryptography, 2006
  21. G.Gaubatz,B.Sunar, M.G.Karpovsky, “Robust Residue Codes for Fault-Tolerant Public-Key Arithmetic“, Proc of Int. Workshop on Fault Detection and Tolerance in Cryptography, 2006
  22. Smirnov A., Taubin A., and Karpovsky M., “On Automatic Synthesis of Data DependentMicropipelines“ Proc. Int. Workshop on Logic and Synthesis, 2006
  23. I. Levin,T. Keren, G. Kolotov,  M.G. Karpovsky, “Piece-wise Linearization of Logical Functions“ , Proc Int Workshop on Spectral Techniques, 2006, pp 67-75
  24. R. Stankovic, Jaakko Astola,  Mark Karpovsky, “Some remarks on sampling theorem”, Proc Int Workshop on Spectral Techniques, 2006, pp. 163-171
  25. K. Kulikowski,M.G.Karpovsky, A.Taubin,”Fault Attack Resistant Cryptographic Hardware with Uniform Error Detection”, Lecture Notes in Computer Science, Springer and Verlag, 2006
  26. M.Mustafa, L.B.Levitin, M.G.Karpovsky, “Weighted Turn Prohibitions in Computer Networks”, Proc. Opnetwork, 2006
  27. G.Gaubatz, B. Sunar,M.G.Karpovsky, “Non-linear Residue Codes for Robust Public-Key Arithmetic”, Lecture Notes in Computer Science, Vol. 4326/2006, Fault Diagnosis in Cryptography, pp173-184, 2006
  28. Stankovic, R.S. Astola, J., M.G. Karpovsky,” Some Historical Remarks on Switching Theory”, Proc.Int Workshop on Spectral Techniques, 2007

 200. M.G.Karpovsky, K. Kulikowski, Z, Wang, “Robust Error Detection in Communication and Computation Channels”, Keynote paper, Int. Workshop on Spectral Techniques, 2007

  1. K. J. Kulikowski, M. G. Karpovsky,A.Taubin, “Robust Codes and Robust, Fault Tolerant Architectures of the Advanced Encryption Standard”,  Journal of System Architecture, vol. 53, pp138-149, 2007

202.M.G.Karpovsky, K. Kulikowski, Z, Wang, “On-Line Self Error Detection with Equal Protection Against All Errors”, Int. Journal of Highly Reliable Electronic System Design, June 2008

  1. K. Kulikowski, V. Venkataraman, Z. Wang, A. Taubin, M.G. Karpovsky, “Asynchronous Balanced Gates Tolerant to Interconnect Variability”,Proceedings of ISCAS, 2008
  2. K. Kulikowski, M. G. Karpovsky, A. Taubin, Z. Wang, A.Kulikovski, “Fault Detection for Secure QDI Asynchronous Circuits“, Proceedings of Workshop on Dependable and Secure Nanocomputing, DSN-08, 2008
  3. K. Kulikowski, Z. Wang, M.G. Karpovsky, “Comparative Analysis of Fault Attack Resistant Architectures for Private and Public Key Cryptosystems“,Proc of Int. Workshop on Fault-tolerant Cryptographic Devices, 2008

206.Z.E.Jamous, L. B. Levitin, M. Mustafa, M. G. Karpovsky, “Performance of Cycle-Breaking Algorithms for Deadlock and Livelock Prevention in Communication Networks”, Proceedings of Opnetwork, 2008

    1. K. Kulikowski, M. G. Karpovsky, “Robust Correction of Repeating Errors by Nonlinear Codes”,  Communications, IET, Vol 5 pp2317-2327, 4, 2011
    2. O.Keren, I, Levin, M. G. Karpovsky, “Non-redundant Scheme for Arbitrary Error Detection in Combinational Circuits“, Proceedings of 16th IFIP/IEEE Conference on Very Large Scale Integration, 2008
    3. L. Levitin, M. G. Karpovsky, M. Mustafa, “Deadlock prevention by Turn Prohibitions in Interconnection Networks“,  Proc. of Int. Workshop on Communication Architecture for Clusters, CAC, Rome, May, 2009
    4. R. S. Stankovic, M. G. Karpovsky, and C. Moraga,” Remarks on Codes, Spectral Transforms, and Decision Diagrams”  in  Tabush, I., Egiazarian, K., Gabouj, M., (eds.), pp 226-246, July, 2009
    5. Z. Wang, M. G. Karpovsky, K. Kulikowski,“Replacing Linear Hamming Codes by Robust Nonlinear Codes Results in Reliability Improvement for Memories“, Proc. Int. Symp. Dependable Computing, July 2009
    6.  Z. Wang, M. G. Karpovsky, B Sunar, “Multilinear Codes for Robust Error Detecrion”, Int. On-Line TestingSymp., June, 2009
    7. S. Baranov, I. Levin,Keren, M. G. Karpovsky, “Designing Fault Tolerant FSMs byNano-PLAs”, Proc. Int. On-Line Testing Symp, June 2009
    8. Z. Wang, M. G. Karpovsky, K. Kulikowski,“Design of Memories with Concurrent Error Detection and Correction by  Non-Linear SEC-DED Codes”, Journal of Electronic Testing, vol. 26, Oct 2010
    9. B. Levitin, M. G. Karpovsky, M. Mustafa, “Minimal Sets of Turns for Breaking Cycles in Graphs Modeling Networks”,  IEEE Trans. Parallel and Distributed Systems., vol. 21, No. 9, Sept 2010 , pp. 1342-1353
    10. Z.Wang, M.G. Karpovsky, B.Sunar, A.Joshi, “Design of Reliable and Secure Multipliers by Multilinear Arithmetic Codes”, Proc. Int. Conf. on Information, Communications Security, Dec. 2009
    11. . Wang, M. G. Karpovsky and A. Joshi, “Reliable MLC  NAND Flash Memories Based on Non-Linear t-error Correcting Codes” Proc. Int. Conf. on Dependable Systems and Networks, June 2010  
    12.  Z. Wang, M. Karpovsky,“Robust FSMs for Cryptographic Devices Resilient to Strong Fault Injection Attacks”, Proc Int Symp. on On-line Testing, July 2010
    13. O. Keren, I. Levin, M. G. Karpovsky,“Duplication Based One-to-many Coding for Trojan HW Detection“, Int. Symp.on Defect and Fault Tolerance in VLSI Systems, 2010
    14. K.D.Akdemir, Z. Wang, M. G. Karpovsky, and B. Sunar,  “Design of Cryptographic Devices Resilient to Fault Injection Attacks Using Nonlinear Robust Codes“, Fault Analysis in Cryptography, M.  Joye Editor, 2011  
    15. 221. Wang,M.G.Karpovsky and A.Joshi,  “Nonlinear Multi-Error Correcting Codes for Reliable MLC NAND Flash Memories  “,   IEEE Trans on VLSI, Vol 20, No 7, July, 2012, pp. 1221-1235
    16. M. Karpovsky,” Design of Secure Hardware Resistant to Attacks”, Proc. EW Design and Test Symp, Sept 2010
    17. Z. Wang andM.G.Karpovsky, “Algebraic Manipulation Detection Codes and Their Application for Design of Secure Cryptographic Devices“,  Proc of Int. Symp. on On-Line Testing, 2011
    18.  Wang,A.Joshi and M.G.Karpovsky, “Influence of Metallic Tubes on the Reliability of CNTFET SRAMs: Error Mechanisms and Countermeasures”, Proc. GLSVLSI Conference,  2011
    19. Z.Wang,M.G.Karpovsky and A.Joshi,  ” Secure Multipliers Resilient to Strong Fault-Injection Attacks Using Multilinear Arithmetic Codes “, IEEE Trans on VLSI, Vol 20, No 6 , 2012, pp 1036-1049
    20. M.G. Karpovsky and Z. Wang,“Design of Strongly Secure Communication and Computation Channels by Nonlinear Error Detecting Codes”,  IEEE Trans Computers   Vol 63, No 11, Nov. 2014, pp 2716-2728
    21. L. Levitin,M.G.Karpovsky and M. Mustafa, “Deadlock Prevention in Networks of Workstations with Wormhole Routing“, Distributed Innovations for Business, Engineering and Science,  Edited by A. Loo,  2013.
    22. M.G Karpovsky,L.B.Levitin, M Mustafa, “Deadlock Prevention in Multiprocessor Systems with Wormhole Routing”, Distributed Innovations for Business, Engineering and Science,  Edited by A. Loo,  2013.
    23. 229.Wangand M.G.Karpovsky, “Reliable and Secure Memories Based on Algebraic Manipulation Correction Codes”, Proc Int Symp. on On-line Testing, June 2012
    24. 230.Wangand M.G.Karpovsky, “New Error Detecting Codes for design of Hardware Resistant to Strong Fault Injection Attacks”, Proc. Int. Conference on Security and Management, SAM , 2012
    25. P.Luo,Z.Wang and M.G.Karpovsky, “Secure NAND Flash Memories Resilient to Strong Fault-Injection Attacks Using Algebraic Manipulation Detection Codes”, Proc. Int. Conference  on Security and Management, SAM , 2013
    26. Shizun Ge, Zhen Wang, Pei Luo, Mark Karpovsky,” Secure Memories Resistant to Both Random Errors and Fault Injection Attacks Using Nonlinear Error Correction Codes”, Proc. Workshop on Hardware and Architectural Support for Security and Privacy, HASP 2013, 2013
    27. Shizun Ge, Zhen Wang, Pei Luo, Mark Karpovsky, “Reliable and Secure Memories Based on Algebraic Manipulation Detection Codes and Robust Error Correction” , Proc. Int. Depend Symp., 2013
    28. I.Shumsky, O.Keren, M.Karpovsky, “ Robustness of Security-Oriented Binary Codes Under Non-Uniform Distribution of Codewords“, Proc. Int. Depend Symp., 2013
    29. P. Luo,A.Yu-Lun Lin, Z. Wang and M.G. Karpovsky, “Hardware Implementation of Reliable and Secure Shamir’s Secret Sharing Scheme”,  Proc. Int. Symp. On High Assurance Systems Engineering,  2014.
    30. M.G. Karpovsky, L. Levitin, M. Mustafa, “Optimal Turn Prohibition for Deadlock Prevention in Networks with Regular Topologies”,IEEE Trans on Control of Networks, Vol. 1, No 1, March 2014, pp 74-85
    31. O. Keren, M.G. Karpovsky,“Relations between the Entropy of a Source and the Error Masking Probability for Security Oriented Codes”, IEEE Trans on Communications, Vol. 63, No.1, pp206-214, 2015
    32. Z. Wang, M.G.Karpovsky, L. Bu “Design of Reliable and Secure Devices Realizing Shamir’s Secret Sharing”, IEEE Trans on Computers, Vol.PP , Issue 99, Oct. 2015
    33. L. Bu, M.G.Karpovsky, Z. Wang  “New Byte Error Correcting Codes with Simple Decoding for Reliable Cache Design”, Proc. 21st IEEE On-Line Testing Symposium (IOLTS), 2015
    34. L. Bu, M.G.Karpovsky  “Protecting Flash Memories with a High Reliability and Low Cost ECC“, International Journal of New Technologies in Science and Engineering, vol. 2, Issue. 2, 2015
    35. Lake Bu, and M. Karpovsky “A Hybrid Self-Diagnosis Mechanism with Defective Nodes Locating and Attack Detection for Parallel Computing Systems“,Proc. 22nd IEEE On-Line Testing Symposium (IOLTS), 2016
    36. Lake Bu, and M. Karpovsky “A Design of Secure and Reliable Wireless Transmission Channel for Implantable Medical Devices“, Proc. International Conference on Information Systems Security and Privacy (ICISSP), 2017  [Best Paper Award]
    37. Lake Bu, and M. Karpovsky “Design of reliable storage and compute systems with lightweight group testing based non-binary error correction codes”, IET  Journal of Computers & Digital Techniques, 2018.

    38. Lake Bu, M. Karpovsky and M. A. Kinsy “Bulwark: Securing Implantable Medical Devices Communication Channels“, Computers and Security, Elsevier, 2018